# On Energy Complexity of Fully-Connected Layers 

Jiří Šíma ${ }^{\text {a,** }}$, Jérémie Cabessa ${ }^{\text {b }}$, Petra Vidnerováa<br>${ }^{a}$ Institute of Computer Science of the Czech Academy of Sciences, Pod Vodárenskou věží 271/2, Prague 8, 182 00, Czechia<br>${ }^{b}$ DAVID Laboratory, University of Versailles Saint-Quentin (UVSQ), University Paris-Saclay, 45 avenue des États-Unis, Versailles, 78035, France


#### Abstract

The massive increase in the size of deep neural networks (DNNs) is accompanied by a significant increase in the energy consumption of their hardware implementations, which is an important issue that deserves a thorough analysis. For this purpose, an abstract hardware-independent model of energy complexity for convolutional neural networks (CNNs) has been proposed and experimentally validated in our previous work. Based on these considerations, we provide a theoretical analysis of energy complexity related to the computation of fully-connected layers when inputs, outputs, and weights are transferred between two kinds of memories (DRAM and Buffer). First, we establish a general lower bound on this energy complexity. Then, we present two dataflows and calculate their energy costs to achieve corresponding upper bounds. In the case of partitioned Buffer, we prove by the weak duality theorem from linear programming that the lower and upper bounds coincide up to an additive constant, and therefore constitute the optimal energy complexity. Finally, the asymptotically optimal quadratic energy complexity of fully-connected layers is experimentally validated by simulating their power consumption on the Simba and Eyeriss hardware.


Keywords: Deep neural networks, Convolutional neural networks, Fully-connected layer, Energy complexity, Power consumption, Dataflow.

[^0]
## 1. Energy Complexity Model for CNNs

Deep neural networks (DNNs) represent a cutting-edge machine learning technology, with countless applications in computer vision, natural language processing (NLP), speech recognition, robotics, etc. In particular, the introduction of the transformer model has revolutionized the world of NLP (Vaswani et al., 2017), and further lead to the development of large language models like GPT (Brown et al., 2020), PaLM (Chowdhery et al., 2023), and LLaMA (Touvron et al., 2023). Transformer models have been extended to the field of computer vision (ViT) (Dosovitskiy et al., 2021) as well as to any task based on tabular data (TabTransformer) (Huang et al., 2020). But these performances come at a price: a huge number of parameters. For instance, GPT-3 contains 175B (billion) parameters, PaLM has 540 B , and LLaMA's size ranges from 7 B to 65 B parameters. It is therefore a fact that deep learning models have become more computationally demanding and energy-consuming than ever.

On the other hand, with the ever-growing use of mobile devices, like smartphones or smartwatches, comes the issue of the implementation, deployment, and portability of already trained DNNs on low-power hardware operated on batteries. Therefore, extensive research has recently been conducted on techniques that enable energy-efficient DNN processing (Sze et al., 2017, 2020).

There are basically two main approaches to reduce the energy cost of DNNs. The first approach is suitable for error-tolerant applications such as image classification where enormous amount of energy can be saved at the cost of only a small loss in accuracy by using approximate computing methods (Armeniakos et al., 2023; Mittal, 2016), e.g. low float precision (Gupta et al., 2015), approximate multipliers (Ansari et al., 2020), etc. In the second approach the computational cost is reduced through hardware design including massive parallelism where DNNs are implemented on a variety of hardware platforms such as GPUs, FPGAs (Mittal, 2020), in-memory computing architectures, etc.

For a specific DNN hardware implementation, the real power consumption of the inference process can be either practically measured or analytically estimated using physical laws. This power consumption depends on parameters and constants related to the hardware architecture, and hence, its evaluation varies for different DNN hardware implementations. Some computer programs such as Accelergy (Wu et al., 2019) and Timeloop (Parashar et al.,
2019) can calculate and optimize, respectively, the power consumption of a particular DNN on various hardware platforms including the Simba (Shao et al., 2019) and Eyeriss (Chen et al., 2016) architectures.

It has been empirically observed that the energy cost of DNN processing mainly consists of two components: the computation energy, and the data energy which represents around $70 \%$ of the total cost (Yang et al., 2017). The computation energy is needed for performing arithmetic operations, especially the so-called multiply-and-accumulate (MAC) operations ( $S \leftarrow S+w x$ on floats $S, w, x$ ), used to compute the weighted sums of inputs in neurons. The data energy is required for moving the data inside the memory hierarchy of the hardware (dataflow), and is related to the number of memory accesses.

In the general context of high-performance computing, heterogeneous architectures merging two kinds of memories, CPUs and GPUs, are considered. The task scheduling problem aims at minimizing the processing time - and thus the energy consumption-of a set of tasks involving various types of data (see Gonthier et al., 2023, and the references therein). This optimization is achieved through three objectives: minimizing data transfers throughout the memories, ensuring overlap between data transfers and task computations, and optimizing the eviction of previously-loaded data. In this context, the particular problem, close to ours, of scheduling a set of tasks on one GPU with limited memory, where the tasks share some of their input data but are otherwise independent, is shown to be NP-complete and is in turn addressed by means of different heuristics (Gonthier et al., 2023).

Along these lines, we propose a theoretical study of the energy complexity of deep neural networks where the computational process involves CPU/GPU-like data transfers. In a recent paper (Šíma et al., 2023), we have introduced a simplified machine-independent model of energy complexity for convolutional neural networks (CNNs). This model abstracts from the implementation details related to different hardware platforms, and preserves the asymptotic energy complexity of the CNN inference. It is composed of only two memory levels called $D R A M$ and Buffer, as illustrated in Figure 1. The network parameters and states are stored in DRAM, and the arithmetic operations are performed over numerical data stored in Buffer, which is of a constant capacity of $B$ bits. The transfer of data between the two memories determines the dataflow. We assume that any floating-point number is transferred as a separate, indivisible, and uncompressed block of $b$ bits.

The main idea behind this model is that, for a given CNN stored in DRAM, the three arguments of any operation (i.e., input $x$, weight $w$ and


Figure 1: The energy complexity model.
accumulated output $S$ of operation $S \leftarrow S+w x$ ) employed for the evaluation of the network must occur together at the same time in Buffer. This requirement is common to all conceivable hardware implementations of CNNs, making the model universal. The CNN inference thus requires a certain number of data transfers between DRAM and Buffer (i.e., the number of DRAM accesses multiplied by the number of $b$ bits in a float number), which corresponds to our measure of the data energy.

For simplicity, we assume that the energy cost is not optimized across multiple CNN layers (as, e.g., Alwani et al., 2016, for instance). Hence, the energy complexity is defined as a simple sum over only separate convolutional layers including the fully-connected ones as a special case, while the less energy-intensive max pooling layers are omitted. Formally,

$$
\begin{equation*}
E=\sum_{\text {convolutional layer } \lambda}\left(E_{\text {comp }}^{\lambda}+E_{\text {data }}^{\lambda}\right) \tag{1}
\end{equation*}
$$

where the computation energy $E_{\text {comp }}^{\lambda}$ and the data energy $E_{\text {data }}^{\lambda}$ for evaluating a convolutional layer $\lambda$ is proportional to the corresponding numbers of MACs and DRAM accesses, respectively.

The energy complexity model of CNNs has been exploited for calculating the theoretical energy of processing convolutional layers in the context of two common dataflows with write-once outputs and read-once in-
puts, respectively, and read-once weights, under realistic buffer capacity constraints (Šíma et al., 2023). These dataflows provide upper bounds on the energy complexity of CNN layers, which have been compared to the real power consumptions estimated for Simba (Shao et al., 2019) and Eyeriss (Chen et al., 2016) architectures by using the Timeloop/Accelergy software tool (Parashar et al., 2019; Wu et al., 2019).

As it turns out, the theoretical upper bounds fit asymptotically very well the empirical optimal power consumptions, when individual parameters of a convolutional layer such as the height, width, depth, kernel size, and stride are varied, which was validated by the statistical linearity and quadraticity tests (Šíma et al., 2023). Hence, the introduced energy complexity model appears to be capable of asymptotically capturing all important sources of energy consumption that are common to the diverse CNN hardware implementations. The model can also be exploited for proving lower bounds on the energy complexity of CNNs, in order to establish asymptotic limits on the energy efficiency of any CNN hardware accelerators.

In this paper, we investigate the energy complexity of fully-connected layers, since the latter can be expressed as specific convolutional layers where the successive feature maps are reduced to single neurons. First, we derive a general lower bound on the data energy complexity. Then we present two types of dataflows in which each weight and each output (or alternatively each input) are read into Buffer only once. In the first dataflow, the Buffer memory is assumed to be partitioned into two separate parts of given fixed capacities for inputs and outputs, respectively. The second dataflow is parameterized by the maximum number of inputs residing in Buffer at the same time. We determine the data energy of both dataflows, which provides upper bounds on energy complexity. Moreover, for the first dataflow, we prove that the lower and upper bounds coincide up to an additive constant, by means of the weak duality theorem from linear programming. The optimal energy complexity for fully-connected layers in situations where Buffer is partitioned into two separate parts for inputs and outputs, respectively, ensues.

The presented upper bounds differ only by a linear additive term from the derived lower bound, which provides the asymptotically optimal quadratic data energy complexity of evaluating a fully-connected layer in terms of the number of its inputs and outputs. This theoretical energy complexity is also compared to the real power consumptions estimated for the Simba and Eyeriss hardware architectures by the Timeloop/Accelergy program. It turns out that it matches very well when the numbers of inputs, outputs, and
weights of fully-connected layers are varied separately, which is validated by the statistical linearity tests.

The paper is organized as follows. Section 2 formally defines the energy complexity for fully-connected layers. A general lower bound on this energy is derived in Section 3. Section 4 presents two dataflows with their associated upper bounds on the energy. In Section 5, the matching and thus optimal lower bound is derived for the case of partitioned Buffer. Section 6 experimentally validates the asymptotically optimal quadratic energy complexity of fully-connected layers. Section 7 summarizes the results and discusses open problems. A preliminary conference version (Šíma and Cabessa, 2023) of this paper is substantially expanded here to include a new general lower bound on energy, a detailed description of dataflows, and experimental validation of energy complexity.

## 2. Energy Complexity of Fully-Connected Layer

Consider a deep (e.g. convolutional) neural network of depth $D$ and a layer index $\lambda$ of some of its fully-connected layers, where $0<\lambda \leq D$ (note that the index $\lambda=0$ is reserved for the input layer). We assume that the $\lambda$-th layer, referred to as layer $\lambda$, is composed of $m$ neurons (units) $y_{1}, \ldots, y_{m}$, each of which receiving real-weighted connections from the $n$ neurons $x_{1}, \ldots, x_{n}$ in the previous layer $\lambda-1$.

This situation can be viewed as a complete weighted bipartite graph $G=$ $(X, Y, E, w)$ where $X=\left\{x_{1}, \ldots, x_{n}\right\}$ and $Y=\left\{y_{1}, \ldots, y_{m}\right\}$ are disjoint sets of inputs and outputs, respectively, $E=X \times Y$ is the set of directed edges between inputs and outputs, and $w: X \times Y \rightarrow \mathbb{R}$ is a function that associates each edge $\left(x_{i}, y_{j}\right)$ with a real weight $w_{j i}$, for every $j \in\{1, \ldots, m\}$ and every $i \in\{1, \ldots, n\}$. Moreover, each output $y_{j}$ will be associated with a real bias $w_{j 0}$, for every $j \in\{1, \ldots, m\}$. In the sequel, the symbols $x_{i}$ and $y_{j}$ will be indifferently used to denote input and output units as well as numerical values held by them, respectively. The distinction will be clear from the context.

The computation of layer $\lambda$ refers to the computation of the output values $y_{1}, \ldots, y_{m}$ based on the input values $x_{1}, \ldots, x_{n}$, the weights and biases $w_{j i}$, for $j \in\{1, \ldots, m\}$ and $i \in\{0, \ldots, n\}$, which is achieved by the following
equations:

$$
\begin{equation*}
y_{j}=\sigma\left(w_{j 0}+\sum_{i=1}^{n} w_{j i} x_{i}\right) \quad \text { for every } j=1, \ldots, m \tag{2}
\end{equation*}
$$

where $\sigma$ is the activation function. Typically $\sigma$ can be taken as the rectified linear unit activation function given by $\operatorname{ReLU}(x)=\max (0, x)$.

The computation energy $E_{\text {comp }}^{\lambda}$ in (1) required for computing layer $\lambda$ can be evaluated directly. According to (2), each output $y_{j}$ requires one initialization step followed by $n$ MAC updates:

$$
S \leftarrow w_{j 0} \quad \text { and } \quad S \leftarrow S+w_{j i} x_{i} \quad \text { for } i=1, \ldots, n,
$$

where the current value of $S$ is referred to as the accumulated output $y_{j}$. Hence, the total number of MAC operations needed for computing the outputs $y_{1}, \ldots, y_{m}$ in (2) is $m n$. The computation energy is thus given by

$$
\begin{equation*}
E_{\text {comp }}^{\lambda}=C_{b} m n \tag{3}
\end{equation*}
$$

where $C_{b}$ is a non-uniform parameter depending on the number of bits $b$ in floating-point MAC operations, since the design of a MAC circuit inside a microprocessor differs for each $b$. For example, $C_{8}=0.56 \mathrm{pJ}$ and $C_{16}=2.20 \mathrm{pJ}$ was estimated by the Timeloop/Accelergy program for the 8-bit Simba and the 16-bit Eyeriss architectures, respectively.

We now focus on the data energy $E_{\text {data }}^{\lambda}$ in (1) necessary for the computation of layer $\lambda$. This energy cost can be split into three components that count the DRAM accesses for the outputs, inputs, and weights separately:

$$
\begin{equation*}
E_{\text {data }}^{\lambda}=E_{\text {outputs }}^{\lambda}+E_{\text {inputs }}^{\lambda}+E_{\text {weights }}^{\lambda} . \tag{4}
\end{equation*}
$$

In order to evaluate the sums in (2), each pair of input and accumulated output ( $x_{i}, y_{j}$ ) must occur in Buffer at least once. For this purpose, each input $x_{i}$ and output $y_{j}$ needs to be read from DRAM at least once. Furthermore, each output $y_{j}$ must also be written back to DRAM sometime after its reading in order to store its current value. By contrast, each weight $w_{j i}$ only needs to occur in Buffer once when the associated pair $\left(x_{i}, y_{j}\right)$ meets in Buffer for the first time. It follows that each weight $w_{j i}$ requires only one reading from DRAM, which in turn amounts to $m n$ DRAM accesses for reading all the weights.

Let $\nu$ and $\mu$ be the numbers of DRAM accesses to read inputs and outputs (or biases when initialized), respectively, and $b$ be the number of bits in the floating point representation of outputs, inputs, and weights. The data energy (4) can thus be written as

$$
\begin{equation*}
E_{\mathrm{data}}^{\lambda}=b(2 \mu+\nu+m n), \tag{5}
\end{equation*}
$$

since each output is read from and later written back into DRAM, which corresponds to two DRAM accesses, as opposed to the inputs and weights which are only read from DRAM. Consequently, in order to optimize the data energy (4), it is sufficient to minimize the quantity $2 \mu+\nu$.

## 3. A Lower Bound on Energy Complexity

We will now derive a general lower bound on the data energy (4) for fullyconnected layers. Assume that Buffer has a constant size of $B=b(\beta+1)$ bits, where $\beta>1$ floats are reserved for storing inputs and outputs, and the remaining capacity of one float is dedicated to the weights. For notational simplicity, assume that $\beta-1$ divides $m$ and suppose that $m \leq n$. Note that, by reading a single input or output into Buffer, one can get at most $\beta-1$ new input-output pairs in Buffer.

For any dataflow, let $r_{1}$ be the maximum number of times a single output is read into Buffer that yields exactly $\beta-1$ new input-output pairs. Denote by $y^{*} \in Y$ one of such outputs and let $X_{i} \subset X$ be the sets of inputs forming the respective $\beta-1=\left|X_{i}\right|$ new pairs $X_{i} \times\left\{y^{*}\right\}$ for every $i \in\left\{1, \ldots, r_{1}\right\}$. Analogously, let $r_{2}$ be the maximum number of times a single input is read into Buffer that yields exactly $\beta-1$ new pairs. Denote by $x^{*} \in X$ one of such inputs and let $Y_{j} \subset Y$ be the sets of outputs creating the respective $\beta-1=\left|Y_{j}\right|$ new pairs $\left\{x^{*}\right\} \times Y_{j}$ for every $j \in\left\{1, \ldots, r_{2}\right\}$. Hereafter, we will focus on the sets $Y_{j}$ while the analysis for $X_{i}$ is analogous. Note that the sets $Y_{j}$ are pairwise disjoint for all $j \in\left\{1, \ldots, r_{2}\right\}$, due to they produce input-output pairs with $x^{*}$ that are new along the dataflow.

For each $j \in\left\{1, \ldots, r_{2}\right\}$, we denote by $\alpha_{j}$ a DRAM access through which an input $x_{j}^{*} \in X$ is read into Buffer that already includes outputs from $Y_{j}$, which generates exactly $\beta-1$ new pairs $\left\{x_{j}^{*}\right\} \times Y_{j}$, while the immediately preceding reading into Buffer generates less than $\beta-1$ new pairs. From the definition of $x^{*}$, there is at least one such DRAM access for each $j \in$ $\left\{1, \ldots, r_{2}\right\}$, and we choose any of them as $\alpha_{j}$ if there are more.

For each $j \in\left\{1, \ldots, r_{2}\right\}$, we define $\beta-1$ DRAM accesses $v_{j i}$, indexed by $i \in\{1, \ldots, \beta-1\}$ according to the time order along the dataflow, through which the $\beta-1$ outputs in $Y_{j}$ are read into Buffer, each output last time before the DRAM access $\alpha_{j}$. Observe that $v_{j i}$ are pairwise distinct for all $j \in\left\{1, \ldots, r_{2}\right\}$ and $i \in\{1, \ldots, \beta-1\}$ because the sets $Y_{j}$ are pairwise disjoint. For every $i \in\{1, \ldots, \beta-1\}$, denote by $y_{j i} \in Y_{j}$ the output that is read through the DRAM access $v_{j i}$, and let $m_{j i}$ be the number of new input-output pairs in Buffer generated through $v_{j i}$.

For every $i \in\{1, \ldots, \beta-1\}$, there are $i$ outputs $y_{j 1}, \ldots, y_{j i} \in Y_{j}$ in Buffer after the DRAM access $v_{j i}$ which remain there at least until the access $\alpha_{j}$. In order to fit the Buffer capacity $\beta$, there are thus at most $\beta-i$ inputs in Buffer after $v_{j i}$, which implies $m_{j i} \leq \beta-i$ for every $i \in\{1, \ldots, \beta-1\}$. Let $k_{j} \in\{1, \ldots, \beta-1\}$ be the maximum number of new input-output pairs in Buffer that is produced by a DRAM access $v_{j i}$ over $i \in\{1, \ldots, \beta-1\}$. It follows that

$$
m_{j i} \leq \begin{cases}k_{j} & \text { for } 1 \leq i \leq \beta-k_{j}  \tag{6}\\ \beta-i & \text { for } \beta-k_{j}+1 \leq i \leq \beta-1\end{cases}
$$

Altogether, the number of new input-output pairs in Buffer generated through the DRAM accesses $v_{j i}$ for all $i \in\{1, \ldots, \beta-1\}$, can be upper bounded as

$$
\begin{equation*}
\sum_{i=1}^{\beta-1} m_{j i} \leq M\left(k_{j}\right) \tag{7}
\end{equation*}
$$

where

$$
\begin{equation*}
M(k)=k(\beta-1)-\frac{k(k-1)}{2}=-\frac{k^{2}}{2}+\left(\beta-\frac{1}{2}\right) k \tag{8}
\end{equation*}
$$

according to (6). The maximum of function $M$ is at the point $k^{*}=\beta-\frac{1}{2}$ where $M$ has the zero derivative $M^{\prime}\left(k^{*}\right)=-k^{*}+\beta-\frac{1}{2}=0$ due to $M^{\prime \prime}\left(k^{*}\right)=$ $-1<0$, which is rounded to integer $\beta-1$ because $M$ is increasing for $k<k^{*}$ where $M^{\prime}(k)>0$. Hence,

$$
\begin{equation*}
\sum_{i=1}^{\beta-1} m_{j i} \leq M(\beta-1)=\frac{\beta(\beta-1)}{2} \tag{9}
\end{equation*}
$$

For each $j \in\left\{1, \ldots, r_{2}\right\}$, we have thus $\beta-1$ unique DRAM accesses $v_{j 1}, \ldots, v_{j, \beta-1}$ through which the outputs $y_{j 1}, \ldots, y_{j, \beta-1} \in Y_{j}$, respectively, are read, yielding at most $\beta(\beta-1) / 2$ new input-output pairs in Buffer,
according to (9). Analogously, for each $i \in\left\{1, \ldots, r_{1}\right\}$, we have $\beta-1$ unique DRAM accesses $\xi_{j 1}, \ldots, \xi_{j, \beta-1}$ through which the inputs from $X_{i}$ are read that yield at most $\beta(\beta-1) / 2$ new input-output pairs in Buffer. For any dataflow,

$$
\begin{equation*}
\mu+\nu \geq(\beta-1)\left(r_{1}+r_{2}\right)+s+q+1 \tag{10}
\end{equation*}
$$

where $s$ and $q+1$ is the number of remaining DRAM read accesses (excluding $v_{j 1}, \ldots, v_{j, \beta-1}$ and $\left.\xi_{j 1}, \ldots, \xi_{j, \beta-1}\right)$ that produce exactly $\beta-1$ and less than $\beta-1$ new pairs (including the very first DRAM access yielding no pair), respectively.

By the definition of $r_{1}$ and $r_{2}$, we know

$$
\begin{equation*}
r_{1}+r_{2} \geq \frac{s}{n-1} \tag{11}
\end{equation*}
$$

since there are at most $n-1$ inputs that can generate new $\beta-1$ input-output pairs with the outputs from $Y_{j}$ (excluding at least one input due to $k_{j} \geq 1$ for all $j \in\left\{1, \ldots, r_{2}\right\}$ ), and analogously for $X_{i}$ where $n \geq m$ is assumed. Furthermore, the maximum number of new input-output pairs generated through the $s$ DRAM accesses yielding exactly $\beta-1$ new pairs and through the necessarily associated $v_{j 1}, \ldots, v_{j, \beta-1}$ and $\xi_{j 1}, \ldots, \xi_{j, \beta-1}$ is upper bounded by

$$
\begin{equation*}
(\beta-1) s+\frac{\beta(\beta-1)}{2} \frac{s}{n-(\beta-1)} \tag{12}
\end{equation*}
$$

for $k_{j}=\beta-1$ according to (9). Hence, the remaining new input-output pairs must be produced through the $q$ DRAM accesses, each yielding at most $\beta-2$ new pairs, that is,

$$
\begin{equation*}
m n-(\beta-1) s-\frac{\beta(\beta-1)}{2} \frac{s}{n-(\beta-1)} \leq(\beta-2) q \tag{13}
\end{equation*}
$$

because all the $m n$ pairs have to occur in Buffer.
By plugging (11) and (13) into (10), we get the following lower bound

$$
\begin{align*}
\mu+\nu & \geq \frac{(\beta-1) s}{n-1}+s+\frac{m n-(\beta-1) s-\frac{\beta(\beta-1)}{2} \frac{s}{n-(\beta-1)}}{\beta-2}+1  \tag{14}\\
& =\left(\frac{\beta-1}{n-1}-\frac{1}{\beta-2}-\frac{\beta(\beta-1)}{2(\beta-2)(n-(\beta-1))}\right) s+\frac{m n}{\beta-2}+1 \tag{15}
\end{align*}
$$

which is a linear function in terms of $s$. We prove that its slope is negative for sufficiently large $n$, that is,

$$
\begin{equation*}
\frac{\beta-1}{n-1}-\frac{1}{\beta-2}-\frac{\beta(\beta-1)}{2(\beta-2)(n-(\beta-1))}<0 \tag{16}
\end{equation*}
$$

For $n>\beta-1$, inequality (16) reduces to

$$
\begin{equation*}
0<2(n-(\beta-1))(n-1-(\beta-1)(\beta-2))+\beta(\beta-1)(n-1) \tag{17}
\end{equation*}
$$

which holds for $n>(\beta-1)(\beta-2)$. Hence, the expression (15) can be lower bounded by substituting the maximum feasible value for $s$ which is $s=\frac{m}{\beta-1}(n-(\beta-1))\left(\right.$ recall $v_{j 1}, \ldots, v_{j, \beta-1}, \xi_{j 1}, \ldots, \xi_{j, \beta-1}$ are not counted in the number of $s$ and $m<n$ is assumed) that is used to rewrite (14) as

$$
\begin{equation*}
\mu+\nu \geq \frac{m n}{\beta-1}-\frac{\beta-2}{n-1} m+\frac{m}{2}+1 \geq \frac{m(n-1)}{\beta-1}+\frac{m}{2}+1 \tag{18}
\end{equation*}
$$

for $n>(\beta-1)(\beta-2)$.
Since the biases of all $m$ outputs must first be read into Buffer, we have $\mu \geq m$, and thus

$$
\begin{equation*}
2 \mu+\nu \geq \frac{m(n-1)}{\beta-1}+\frac{3}{2} m+1 \tag{19}
\end{equation*}
$$

This provides the general lower bound on the data energy of fully-connected layer $\lambda$ :

$$
\begin{equation*}
E_{\mathrm{data}}^{\lambda} \geq b\left(m n+\frac{m(n-1)}{\beta-1}+\frac{3}{2} m+1\right) \tag{20}
\end{equation*}
$$

according to (5).

## 4. Upper Bounds on Energy Complexity

Any correct dataflow for processing a fully-connected layer can be described by a sequence of $p$ sets $B_{0}, B_{1}, \ldots, B_{p} \subseteq X \cup Y$, each of which being composed of vertices in $G$, that represent the successive contents of Buffer (excluding weights) after each DRAM access to read an input or output, in the course of evaluating the sums in (2). The sequence satisfies the following conditions:

1. $B_{0}=\emptyset$
2. $\left|B_{t}\right| \leq \beta$ for every $t=1, \ldots, p$
3. $\left|B_{t} \backslash B_{t-1}\right|=1$ and $\left|B_{t-1} \backslash B_{t}\right| \leq 1$ for every $t=1, \ldots, p$
4. $Y \subseteq \bigcup\left\{B_{t} \mid x \in B_{t}\right.$ and $\left.1 \leq t \leq p\right\}$ for every $x \in X$
and its length $p$ is the total number of DRAM read accesses,

$$
\begin{equation*}
p=\mu+\nu \tag{21}
\end{equation*}
$$

Condition 1 assumes empty Buffer at the beginning, and condition 2 guarantees that its size is not exceeded. Condition 3 ensures that, by reading a single input or output into Buffer, at most one input or output is overwritten. Condition 4 ensures that all of the outputs meet every input in Buffer.

In the two following subsections, we present two dataflows for a fixed and bounded number of inputs in Buffer, respectively, such that each output is read into Buffer only once (i.e., when initialized by a corresponding bias), which means that

$$
\begin{equation*}
\mu=m \tag{22}
\end{equation*}
$$

Clearly, the role of inputs and outputs can be reversed in these dataflows.

### 4.1. Fixed Number of Inputs in Buffer

For the first dataflow, we assume that Buffer is partitioned into two separate parts for inputs and outputs, respectively, and contains one more float for reading the weights. One part is reserved for storing $d$ inputs and the second one to store $\beta-d$ outputs, where $d$ is a fixed parameter such that $1 \leq d \leq \beta-1$. For notational simplicity, we assume that $\beta-d$ divides $m$.

The main idea of the dataflow is that the $m$ outputs are split into $\frac{m}{\beta-d}$ groups. These groups, each of size $\beta-d$ outputs, are read into Buffer one after the other with the next group overwriting the current one at specific times when Buffer already contains $d$ inputs. For each such group loaded into Buffer, all the remaining $n-d$ inputs are read into Buffer one by one in such a way that the currently read input replaces a previously read one. This procedure ensures that all the $m n$ input-output pairs will occur in Buffer within its capacity of $d$ inputs and $\beta-d$ outputs. This dataflow is illustrated in Figure 2.

The dataflow is formally described in Algorithm 1 where the comments (beginning with double slashes) specify the current Buffer contents $B_{t} \subseteq$ $X \cup Y$ after $t$ DRAM read accesses. Thus, the sequence of sets $B_{0}, B_{1}, \ldots, B_{p}$ meets conditions $1-4,\left|B_{t} \cap X\right| \leq d$, and $\left|B_{t} \cap Y\right| \leq \beta-d$ for every $t=0, \ldots, p$.


Figure 2: Illustration of the dataflow for partitioned Buffer with $d$ inputs and $\beta-d$ outputs. The column and row indices represent inputs $x_{1}, \ldots, x_{n}$ and outputs $y_{1}, \ldots, y_{m}$, respectively. The horizontal (white) and vertical (black) arrows represent input and output readings into Buffer, respectively. Every time a new input-output pair $\left(x_{i}, y_{j}\right)$ meets into Buffer, the weight $w_{j i}$ is read and the accumulated output $y_{j}$ is updated by the MAC operation $y_{j} \leftarrow y_{j}+w_{j i} x_{i}$. At the beginning, the first $d$ inputs are read ( 6 first top horizontal arrows). Then, the first block of $\beta-d$ outputs is read (top vertical arrows), which leads to the meeting of new input-output pairs (top left cells, dark region). Then, the remaining $n-d$ inputs are read (remaining top horizontal arrows), leading to new input-output pairs (top right cells, light region). At this point, Buffer contains the $d$ inputs that were lastly read and the second block of $\beta-d$ outputs is read (middle vertical arrows), which yields new input-output pairs (middle right cells, dark region). Afterwards, the remaining $n-d$ inputs are read in the backward direction (middle horizontal arrows), generating new input-output pairs (middle left cells, light region). The dataflow continues in this way by reading outputs and inputs alternatively.

At the beginning when Buffer is empty (line 1), the first $d$ inputs are read into Buffer (loop 2-4) so that $B_{d}=\left\{x_{1}, \ldots, x_{d}\right\}$ (line 4). Then the algorithm continues with the outer for loop $5-27$ which goes through all the $\frac{m}{\beta-d}$ groups of $\beta-d$ outputs, indexed as $k=0, \ldots, \frac{m}{\beta-d}-1$. These $\beta-d$ outputs are read into Buffer during the first inner loop 6-13. In particular, for the first group of outputs with the index $k=0$ (line 7) when Buffer contains only the $d$ inputs $x_{1}, \ldots, x_{d}$, these $\beta-d$ outputs $y_{1}, \ldots, y_{\beta-d}$ are just read into Buffer (line 8) in which there is enough space for them. This means $B_{\beta}=\left\{x_{1}, \ldots, x_{d}, y_{1}, \ldots, y_{\beta-d}\right\}$ (cf. line 13 for $k=0$ ).

For the next group of outputs with index $k>0$ (line 9), these $\beta-d$

```
Algorithm 1 The dataflow with a fixed number \(d\) of inputs in Buffer.
    for \(i=1\) to \(d\) do
        read \(x_{i}\) into Buffer \(/ / B_{i}=\left\{x_{1}, \ldots, x_{i}\right\}\)
    end for \(/ / B_{d}=\left\{x_{1}, \ldots, x_{d}\right\}\)
    for \(k=0\) to \(\frac{m}{\beta-d}-1\) do
        for \(j=1\) to \(\beta-d\) do
            if \(k=0\) then
                read \(y_{j}\) into Buffer \(/ / B_{d+j}=\left\{x_{1}, \ldots, x_{d}, y_{1}, \ldots, y_{j}\right\}\)
            else
                read \(y_{k(\beta-d)+j}\) into Buffer by overwriting \(y_{(k-1)(\beta-d)+j}\)
                \(/ /\left\{y_{k(\beta-d)+1}, \ldots, y_{k(\beta-d)+j}, y_{(k-1)(\beta-d)+j+1}, \ldots, y_{k(\beta-d)}\right\} \subset B_{k(n+\beta-2 d)+d+j}\)
            end if
        end for \(/ /\left\{y_{k(\beta-d)+1}, \ldots, y_{(k+1)(\beta-d)}\right\} \subset B_{k(n+\beta-2 d)+\beta}\)
        if \(k\) is even then
                        \(/ / B_{k(n+\beta-2 d)+\beta}=\left\{x_{1}, \ldots, x_{d}, y_{k(\beta-d)+1}, \ldots, y_{(k+1)(\beta-d)}\right\}\)
            for \(i=1\) to \(n-d\) do
            read \(x_{i+d}\) into Buffer by overwriting \(x_{i}\)
                        \(/ / B_{k(n+\beta-2 d)+\beta+i}=\left\{x_{i+1}, \ldots, x_{i+d}, y_{k(\beta-d)+1}, \ldots, y_{(k+1)(\beta-d)}\right\}\)
            end for \(\quad / / B_{(k+1)(n+\beta-2 d)+d}=\left\{x_{n-d+1}, \ldots, x_{n}, y_{k(\beta-d)+1}, \ldots, y_{(k+1)(\beta-d)}\right\}\)
        else
                        \(/ / B_{k(n+\beta-2 d)+\beta}=\left\{x_{n-d+1}, \ldots, x_{n}, y_{k(\beta-d)+1}, \ldots, y_{(k+1)(\beta-d)}\right\}\)
            for \(i=n-d\) downto 1 do
                read \(x_{i}\) into Buffer by overwriting \(x_{i+d}\)
                \(/ / B_{k(n+\beta-2 d)+n+\beta-d-i+1}=\left\{x_{i}, \ldots, x_{i+d-1}, y_{k(\beta-d)+1}, \ldots, y_{(k+1)(\beta-d)}\right\}\)
            end for
                        \(/ / B_{(k+1)(n+\beta-2 d)+d}=\left\{x_{1}, \ldots, x_{d}, y_{k(\beta-d)+1}, \ldots, y_{(k+1)(\beta-d)}\right\}\)
        end if
    end for
```

outputs $y_{k(\beta-d)+1}, \ldots, y_{(k+1)(\beta-d)}$ are read into Buffer one by one replacing the $\beta-d$ outputs $y_{(k-1)(\beta-d)+1}, \ldots, y_{k(\beta-d)}$ from the previous group with index $k-1$ (lines $10-11$ ). Thus, the whole group of outputs with index $k$ is then contained in Buffer (line 13 where the index of $B_{k(n+\beta-2 d)+\beta}$ for $k>0$ takes into account also the DRAM accesses through which inputs are read into Buffer in between reading two groups, as described on lines $14-26$ and commented below).

The following second inner for loop is used to read the $n-d$ inputs into

Buffer one by one in addition to the $d$ inputs that are already in Buffer. In order to keep the capacity of $d$ inputs in Buffer, each newly read input rewrites an input that has resided in Buffer the longest time before. Namely, there are two alternating versions of this loop, depending on whether $k$ is even or not (line 14). For even $k$, the loop 16-19 starts with Buffer including the $d$ inputs $x_{1}, \ldots, x_{d}$ (line 15), reads the inputs forward (line 17), and finishes with the $d$ inputs $x_{n-d+1}, \ldots, x_{n}$ in Buffer (line 19). For odd $k$ (line 20), on the contrary, the loop $22-25$ starts with Buffer including the $d$ inputs $x_{n-d+1}, \ldots, x_{n}$ (line 21), reads the inputs backward (line 23), and finishes with the $d$ inputs $x_{1}, \ldots, x_{d}$ in Buffer (line 25). In both cases, all the $n$ inputs meet each of the $\beta-d$ outputs of the group with index $k$ which resides currently in Buffer. This is repeated for every group of outputs (outer loop 5-27), which guarantees that all the $m n$ input-output pairs will occur in Buffer.

We will calculate the number $p$ of DRAM read accesses in the dataflow described by Algorithm 1. After the first $d$ inputs are read into Buffer in the loop 2-4, the outer loop 5-27 which runs $\frac{m}{\beta-d}$ times, includes $\beta-d$ DRAM accesses to read outputs in the loop 6-13 and $n-d$ DRAM accesses for reading inputs either in the loop 16-19 or in the loop 22-25. Altogether, we have

$$
\begin{equation*}
p=d+\frac{m}{\beta-d}((\beta-d)+(n-d))=\frac{m(n-d)}{\beta-d}+m+d . \tag{23}
\end{equation*}
$$

Hence, this dataflow provides an upper bound on the data energy of fullyconnected layer $\lambda$ :

$$
\begin{equation*}
E_{\text {data }}^{\lambda} \leq b\left(m n+\frac{m(n-d)}{\beta-d}+2 m+d\right) \tag{24}
\end{equation*}
$$

according to (5), (21), and (22). This upper bound takes the smallest value for $d=1$, provided that $n \geq \beta$, since $n \geq \beta$ is equivalent to

$$
\frac{m(n-1)}{\beta-1} \leq \frac{m(n-d)}{\beta-d} .
$$

Furthermore, an alternative upper bound to (24) is obtained when the roles of the inputs and outputs are reversed in Algorithm 1:

$$
\begin{equation*}
E_{\text {data }}^{\lambda} \leq b\left(m n+\frac{2 n(m-(\beta-d))}{d}+n+2(\beta-d)\right) \tag{25}
\end{equation*}
$$

This upper bound has the smallest value for $d=\beta-1$, provided that $m \geq \beta$, since $m \geq \beta$ is equivalent to

$$
\frac{2 n(m-1)}{\beta-1} \leq \frac{2 n(m-(\beta-d))}{d}
$$

Finally, assuming $n \geq \beta$ and $m \geq \beta$, we can compare (24) and (25) for their smallest values, namely $d=1$ and $d=\beta-1$, respectively:

$$
\begin{equation*}
b\left(m n+\frac{m(n-1)}{\beta-1}+2 m+1\right) \stackrel{?}{\leq} b\left(m n+\frac{2 n(m-1)}{\beta-1}+n+2\right) \tag{26}
\end{equation*}
$$

which can be rewritten as

$$
\begin{equation*}
0 \stackrel{?}{\leq} m(n-2 \beta+3)+n(\beta-3)+\beta-1 \tag{27}
\end{equation*}
$$

This inequality holds for $n>2 \beta-3$ implying $n \geq \beta$, due to $\beta \geq 2$. Therefore, we can conclude that for sufficiently large $n>2 \beta-3$ and $m \geq \beta$, the minimal energy for fully-connected layers achieved by the dataflow described in Algorithm 1 is obtained when $d=1$, i.e., when Buffer is partitioned to $\beta-1$ outputs, one input, and one weight. This situation leads to the following upper bound:

$$
\begin{equation*}
E_{\text {data }}^{\lambda} \leq b\left(m n+\frac{m(n-1)}{\beta-1}+2 m+1\right) \tag{28}
\end{equation*}
$$

### 4.2. Bounded Number of Inputs in Buffer

The second dataflow is parameterized by the maximum number $c$ of inputs that can simultaneously occur in Buffer, where $1 \leq c \leq \beta-1$. For notational simplicity, we assume that $\beta-1$ divides $m$.

The main idea of the dataflow is that the $m$ outputs are split into $\frac{m}{\beta-1}$ groups. These groups, each of size $\beta-1$ outputs, are read into Buffer one after the other in such a way that the next group overwrites $\beta-c$ outputs of the current group and $c-1$ out of $c$ inputs currently stored in Buffer. For each such group loaded into Buffer, all the $n-1$ inputs are read one by one into Buffer so that each of the first $n-c$ of these inputs replaces the previously read input whereas the last $c-1$ inputs overwrite outputs from the current group. This procedure ensures that all the $m n$ input-output pairs will occur in Buffer containing at most $c$ inputs. This dataflow is illustrated in Figure 3.


Figure 3: Illustration of the dataflow with a bounded number $c$ of inputs in Buffer. At the beginning, the first $c$ inputs are read (top horizontal arrows). Afterwards, $\beta-c$ and then $c-1$ outputs are read (top vertical arrows), which generates the first input-output pairs (top left cell cells, squared and stair-shaped dark regions, respectively). Note that the readings of the $c-1$ outputs overwrite $c-1$ inputs currently stored in Buffer, and hence only generate $\frac{c(c-1)}{2}$ new input-output pairs (stair-shaped dark region). Next, the remaining $n-c$ and the already considered $c-1$ inputs are read in the reverse order (middle horizontal arrows), all of them yielding novel input-output pairs (top right cells, squared and stair-shaped block, respectively). Note that the last $c-1$ inputs read, which overwrite $c-1$ outputs currently stored in Buffer, had already been processed earlier in Buffer and thus generate only $\frac{c(c-1)}{2}$ new input-output pairs (stair-shaped light region). The dataflow continues in this way by reading outputs and inputs alternatively. At each iteration of the outer loop, input readings are shifted by one position in a circular fashion.

The dataflow is formally described in Algorithm 2 where the comments (beginning with double slashes) specify the current Buffer contents $B_{t} \subseteq$ $X \cup Y$ after $t$ DRAM read accesses. Thus, the sequence of sets $B_{0}, B_{1}, \ldots, B_{p}$ satisfies conditions $1-4$ and $\left|B_{t} \cap X\right| \leq c$ for every $t=0, \ldots, p$.

At the beginning when Buffer is empty (line 1), the first $c$ inputs are read into Buffer (loop 2-4) so that $B_{c}=\left\{x_{1}, \ldots, x_{c}\right\}$ (line 4). Then the algorithm continues with the outer for loop 6-28 which goes through all the $\frac{m}{\beta-1}$ groups of $\beta-1$ outputs, indexed as $k=0, \ldots, \frac{m}{\beta-1}-1$.

The first $\beta-c$ of these $\beta-1$ outputs are read into Buffer during the first inner for loop 6-13. Namely, for the first group of outputs with the index

```
Algorithm 2 The dataflow with a bounded number \(c\) of inputs in Buffer.
    for \(i=1\) to \(c\) do
        read \(x_{i}\) into Buffer \(\quad / / B_{i}=\left\{x_{1}, \ldots, x_{i}\right\}\)
    end for \(\quad / / B_{c}=\left\{x_{1}, \ldots, x_{c}\right\}\)
    for \(k=0\) to \(\frac{m}{\beta-1}-1\) do
        for \(j=1\) to \(\beta-c\) do
            if \(k=0\) then
                read \(y_{j}\) into Buffer \(/ / B_{c+j}=\left\{x_{1}, \ldots, x_{c}, y_{1}, \ldots, y_{j}\right\}\)
            else
                read \(y_{k(\beta-1)+j}\) into Buffer by overwriting \(y_{(k-1)(\beta-1)+c+j-1}\)
                        \(/ /\left\{y_{k(\beta-1)+1}, \ldots, y_{k(\beta-1)+j}, y_{(k-1)(\beta-1)+c+j}, \ldots, y_{k(\beta-1)}\right\} \subset B_{k(n+\beta-2)+c+j}\)
            end if
        end for
                \(/ / B_{k(n+\beta-2)+\beta}=\left\{x_{(k \bmod n)+1}, \ldots, x_{((k+c-1) \bmod n)+1}, y_{k(\beta-1)+1}, \ldots, y_{k(\beta-1)+\beta-c}\right\}\)
        for \(j=\beta-c+1\) to \(\beta-1\) do
            \(\ell \leftarrow((k+\beta-j) \bmod n)+1\)
            read \(y_{k(\beta-1)+j}\) into Buffer by overwriting \(x_{\ell}\)
        end for \(/ / B_{k(n+\beta-2)+\beta+c-1}=\left\{x_{(k \bmod n)+1}, y_{k(\beta-1)+1}, \ldots, y_{(k+1)(\beta-1)}\right\}\)
        for \(i=n+k\) downto \(k+c+1\) do
            \(\ell \leftarrow((i-1) \bmod n)+1 ; \quad \ell_{1} \leftarrow(i \bmod n)+1\)
            read \(x_{\ell}\) into Buffer by overwriting \(x_{\ell_{1}}\)
                \(/ / B_{k(n+\beta-2)+n+\beta+k+c-i}=\left\{x_{\ell}, y_{k(\beta-1)+1}, \ldots, y_{(k+1)(\beta-1)}\right\}\)
        end for \(\quad / / B_{k(n+\beta-2)+n+\beta-1}=\left\{x_{((k+c) \bmod n)+1}, y_{k(\beta-1)+1}, \ldots, y_{(k+1)(\beta-1)}\right\}\)
        for \(i=k+c\) downto \(k+2\) do
            \(\ell \leftarrow((i-1) \bmod n)+1\)
            read \(x_{\ell}\) into Buffer by overwriting \(y_{k(\beta-1)+k+c-i+1}\)
            \(\left./ / B_{k(n+\beta-2)+n+\beta+k+c-i}=\left\{x_{\ell}, \ldots, x_{((k+c)} \bmod n\right)+1, y_{k(\beta-1)+c+k-i+2}, \ldots, y_{(k+1)(\beta-1)}\right\}\)
        end for
        \(/ / B_{(k+1)(n+\beta-2)+c}=\left\{x_{((k+1) \bmod n)+1}, \ldots, x_{((k+c) \bmod n)+1}, y_{k(\beta-1)+c}, \ldots, y_{(k+1)(\beta-1)}\right\}\)
    end for
```

$k=0$ (line 7), when Buffer contains only the $c$ inputs $x_{1}, \ldots, x_{c}$, these $\beta-c$ outputs $y_{1}, \ldots, y_{\beta-c}$ are just read into Buffer (line 8) in which there is enough space for them, which means $B_{\beta}=\left\{x_{1}, \ldots, x_{c}, y_{1}, \ldots, y_{\beta-c}\right\}$ (cf. line 13 for $k=0$ ). For the next groups of outputs with index $k>0$ (line 9), these $\beta-c$ outputs $y_{k(\beta-1)+1}, \ldots, y_{k(\beta-1)+\beta-c}$ are read into Buffer one by one, replacing
the $\beta-c$ outputs $y_{(k-1)(\beta-1)+c}, \ldots, y_{(k-1)(\beta-1)+\beta-1}$ which remained in Buffer from the previous group with index $k-1$ (lines 10-11).

In the following second inner for loop 14-17, the remaining $c-1$ outputs $y_{k(\beta-1)+\beta-c+1}, \ldots, y_{k(\beta-1)+\beta-1}$ of the current group with index $k \geq 0$, are read into Buffer one by one, overwriting the $c-1$ inputs $x_{((k+c-1) \bmod n)+1}, \ldots$, $x_{(k \bmod n)+2}$ with decreasing index, respectively (line 16), that are currently stored in Buffer (line 13). This means that only one input $x_{(k \bmod n)+1}$ remains there (line 17). Note that the indices of inputs are shifted by $k$ and looped using the modulo function (line 15) so that the $n$th input is followed by the first one which, on the other hand, is preceded by the $n$th input. Thus, the whole group of outputs with index $k$ is then contained in Buffer (line 17 where the index of $B_{k(n+\beta-2)+\beta+c-1}$ for $k>0$ takes into account also the DRAM accesses in between reading two groups as described on lines 18-27 and commented below).

The third inner for loop 18-22 is used to read $n-c$ inputs into Buffer one by one, starting with $x_{((n+k-1) \bmod n)+1}$ and following the decreasing index, in such a way that each such input replaces the previously read one (lines 1920). This continues in the last inner for loop 23-27 where the remaining $c-1$ inputs $x_{((k+c-1) \bmod n)+1}, \ldots, x_{((k+1) \bmod n)+1}$ with decreasing index, are read into Buffer one by one, overwriting the $c-1$ outputs $y_{k(\beta-1)+1}, \ldots, y_{k(\beta-1)+c-1}$, respectively, from the current group with index $k$ (lines 24-26).

According to line 13 , the first $\beta-c$ outputs $y_{k(\beta-1)+1}, \ldots, y_{k(\beta-1)+\beta-c}$ from the $k$ th group meet the $c-1$ inputs $x_{((k+1) \bmod n)+1}, \ldots, x_{((k+c-1) \bmod n)+1}$ in Buffer. The remaining $c-1$ outputs $y_{k(\beta-1)+\beta-c+1}, \ldots, y_{(k+1)(\beta-1)}$ from this group occur in Buffer simultaneously with these $c-1$ inputs, as stated in line 27. The whole $k$ th group of outputs $y_{k(\beta-1)+1}, \ldots, y_{(k+1)(\beta-1)}$ meets the input $x_{(k \bmod n)+1}$ in Buffer after the loop 14-17 is performed (line 17), while each of the remaining $n-c$ inputs occurs at the same time with this group in Buffer during the loop 18-22 (line 21). This is repeated for every group of outputs (outer loop 5-28), which guarantees that all the $m n$ input-output pairs will occur in Buffer.

We will calculate the number $p$ of DRAM read accesses in the dataflow described by Algorithm 2. After the first $c$ inputs are read into Buffer in the loop 2-4, the outer loop 5-28 which runs $\frac{m}{\beta-1}$ times, includes $\beta-c$ and $c-1$ DRAM accesses to read outputs in the inner loops 6-13 and 14-17, respectively, and $n-c$ and $c-1$ DRAM accesses for reading inputs in the
inner loops 18-22 and 23-27, respectively. Altogether, we have

$$
\begin{align*}
p & =c+\frac{m}{\beta-1}((\beta-c)+(c-1)+(n-c)+(c-1)) \\
& =\frac{m(n-1)}{\beta-1}+m+c \tag{29}
\end{align*}
$$

Hence, this dataflow provides an upper bound on the data energy of fullyconnected layer $\lambda$ :

$$
\begin{equation*}
E_{\mathrm{data}}^{\lambda} \leq b\left(m n+\frac{m(n-1)}{\beta-1}+2 m+c\right) \tag{30}
\end{equation*}
$$

according to (5), (21), and (22). Note that Algorithm 1 for $d=1$ coincides with Algorithm 2 for $c=1$, producing the same upper bound (28).

This upper bound (28) can be compared to the general lower bound (20) on the data energy which is still smaller by the linear additive term $\frac{1}{2} m$. The lower bound will be improved in some special cases in Section 5. Nevertheless, we have achieved the asymptotically optimal quadratic data energy complexity of evaluating a fully-connected layer in terms of the number of its inputs and outputs.

## 5. Optimal Energy Complexity for Partitioned Buffer

We now study the case where Buffer is divided into two separated parts dedicated to the reading of $d$ inputs and $\beta-d$ outputs, respectively, plus one float for weights, where $d$ is a fixed parameter such that $1 \leq d \leq \beta-1$. In this context, we improve the general lower bound (20) on the data energy $E_{\text {data }}^{\lambda}$ of fully-connected layer $\lambda$ so that it matches the upper bounds (24) and (25), up to an additive constant. We distinguish two cases according to whether $d$ is at most or at least $\frac{2}{3} \beta$.
Case $1 \leq \boldsymbol{d} \leq \frac{2}{3} \boldsymbol{\beta}$. Assume first that

$$
\begin{equation*}
1 \leq d \leq \frac{2}{3} \beta \tag{31}
\end{equation*}
$$

We formulate a linear program of finding $\mu$ and $\nu$ that

$$
\begin{align*}
\text { minimize } 2 \mu+\nu &  \tag{32}\\
\text { subject to } d \mu+(\beta-d) \nu & \geq m n  \tag{33}\\
\mu & \geq m  \tag{34}\\
\nu \geq 0, & \quad \mu \geq 0 \tag{35}
\end{align*}
$$

Constraint (33) expresses the fact that all $m n$ input-output couples have to occur in Buffer, since by reading one output or input, at most $d$ or $\beta-d$ new pairs meet in Buffer, respectively. Constraint (34) ensures that at least $m$ outputs are read into Buffer. We convert the linear program (32)-(35) to the corresponding dual linear program of finding $\phi$ and $\psi$ that

$$
\begin{align*}
& \operatorname{maximize} \operatorname{mn} \phi+m \psi  \tag{36}\\
& \text { subject to } d \phi+\psi \leq 2  \tag{37}\\
&(\beta-d) \phi \leq 1  \tag{38}\\
& \phi \geq 0, \psi \geq 0 \tag{39}
\end{align*}
$$

Observe that $\phi_{0}=\frac{1}{\beta-d}$ and $\psi_{0}=2-\frac{d}{\beta-d}$ is a feasible solution for the dual program, satisfying (37)-(39) due to (31). By the weak duality theorem, the objective function value of the primal (32) at any feasible solution is lower bounded by the objective function value of the dual (36) at any feasible solution, that is,

$$
\begin{equation*}
2 \mu+\nu \geq m n \phi_{0}+m \psi_{0}=\frac{m(n-d)}{\beta-d}+2 m . \tag{40}
\end{equation*}
$$

According to (5), inequality (40) provides the following lower bound on the data complexity of fully-connected layer $\lambda$ :

$$
\begin{equation*}
E_{\text {data }}^{\lambda} \geq b\left(m n+\frac{m(n-d)}{\beta-d}+2 m\right) \tag{41}
\end{equation*}
$$

when Buffer is divided into two parts for $d$ inputs and $\beta-d$ outputs, and the fixed parameter $d$ meets (31). This lower bound matches the corresponding upper bound (24) achieved by the dataflow described in Algorithm 1, up to the additive constant $d$.

Case $\frac{2}{3} \beta \leq d \leq \beta-1$. Similarly, for

$$
\begin{equation*}
\frac{2}{3} \beta \leq d \leq \beta-1 \tag{42}
\end{equation*}
$$

we have a linear program of finding $\mu$ and $\nu$ that minimize $2 \mu+\nu$ subject to $d \mu+(\beta-d) \nu \geq m n, \nu \geq n, \nu \geq 0$, and $\mu \geq 0$. This is converted to the corresponding dual linear program of finding $\phi$ and $\psi$ that maximize $m n \phi+n \psi$ subject to $d \phi \leq 2,(\beta-d) \phi+\psi \leq 1, \psi \geq 0$, and $\psi \geq 0$, which
has a feasible solution $\phi_{1}=\frac{2}{d}$ and $\psi_{1}=1-\frac{2(\beta-d)}{d}$ due to (42). By the weak duality theorem we have

$$
\begin{equation*}
2 \mu+\nu \geq m n \phi_{1}+n \psi_{1}=\frac{2 n(m-(\beta-d))}{d}+n \tag{43}
\end{equation*}
$$

which provides the following lower bound on the data complexity of fullyconnected layer $\lambda$ :

$$
\begin{equation*}
E_{\mathrm{data}}^{\lambda} \geq b\left(m n+\frac{2 n(m-(\beta-d))}{d}+n\right) \tag{44}
\end{equation*}
$$

when Buffer is divided into two parts for $d$ inputs and $\beta-d$ outputs, and the fixed parameter $d$ meets (42). This lower bound matches the corresponding upper bound (25) achieved by the dataflow described in Algorithm 1 with the reversed role of inputs and outputs, up to the additive constant $2(\beta-d)$.

We can conclude that the data energy for fully-connected layers achieved by the dataflow described in Algorithm 1 when Buffer is partitioned to $d$ inputs, $\beta-d$ outputs, and one weight, is optimal for any fixed $d$, and the minimum of data energy (28) is achieved for $d=1$.

## 6. Experimental Validation

In this section, we compare the theoretical energy complexity introduced in Section 2 to the real power consumption estimated by the Timeloop/Accelergy software tool for evaluating DNN accelerator designs. The Timeloop (Parashar et al., 2019) finds a mapping of a convolutional layer specified by its parameters (e.g. height, width, depth, kernel size, stride) onto a given hardware platform, which is optimal in terms of power consumption estimated by Accelergy (Wu et al., 2019) reporting the energy statistics. Here, we employ the program for fully-connected layers as a special case of convolutional layers where the feature maps are reduced to single neurons.

Namely, we have employed Simba (Shao et al., 2019) and Eyeriss (Chen et al., 2016) as the target hardware platforms onto which fully-connected layers with increasing number of inputs, outputs, and weights have been mapped. These platforms have been chosen as prominent examples of accelerators based on the systolic array of processing elements which are often
implemented in practice as they are general and not tied to a specific CNN. All configuration files used in experiments are publicly available at Github ${ }^{1}$.

For a fully-connected layer $\lambda$, we measure empirical dependencies of the optimal data energy separately on its number of inputs $n$, outputs $m$, and weights $m n$, which is minimized by using the Timeloop/Accelergy framework for the Simba and Eyeriss architectures. These dependencies are then compared to the corresponding upper bound (28) on $E_{\text {data }}^{\lambda}$ achieved by the dataflows in the energy complexity model as presented in Section 4, which matches asymptotically the quadratic lower bound (20) in terms of $n$ and $m$, proved in Section 3. In particular, for the comparison of empirical energy consumptions to the theoretical data energy $E_{\text {data }}^{\lambda}$, we use the following asymptotic optimal bounds:

$$
\begin{equation*}
E_{\text {data }}^{\lambda}=\Theta(n), \quad E_{\text {data }}^{\lambda}=\Theta(m), \quad E_{\text {data }}^{\lambda}=\Theta(m n), \tag{45}
\end{equation*}
$$

which are derived from (20) and (28) for individual variables (when the other independent parameter is considered to be constant).

Figure 4 presents the results of experimental comparison of energy-efficient CNN hardware implementations to our theoretical energy complexity model separately for individual parameters of fully-connected layers. By using the Timeloop/Accelergy tool applied to the Simba and Eyeriss hardware architectures, the optimal values of their data energy consumption have been estimated for a fully-connected layer $\lambda$ with increasing parameters $n, m$, and $m n$, each separately. Namely, the values for both parameters $n$ and $m$ were taken from the interval 128 to 4096 with the step 128 (the other parameter was fixed at the value of 1024), while for $m n$ we took all possible combinations of values from these intervals.

These parameters serve as independent variables in regression analysis where the relationships between the data energy and the independent variables are modeled as functions with asymptotics (45), including multiplicative and additive coefficients $c_{2}$ and $c_{1}$, respectively. As depicted in Figure 4 , these coefficients are approximated by the method of least squares so that the theoretical data energy $E_{\text {data }}^{\lambda}$ (dashed lines) fits energy estimates by Timeloop/Accelergy (displayed by bars), which confirms the asymptotic trends (45) in the energy complexity model.

In addition, the energy complexity model has been validated by statis-

[^1]Energy vs. number of inputs $n: \quad E_{\text {data }}^{\lambda}=c_{2} n+c_{1}$


Energy vs. number of outputs $m$ : $\quad E_{\text {data }}^{\lambda}=c_{2} m+c_{1}$



Energy vs. number of weights $m n$ : $E_{\text {data }}^{\lambda}=c_{2} m n+c_{1}$



Figure 4: The data energy estimates by Timeloop/Accelergy (displayed by bars) for fullyconnected layer $\lambda$ with increasing parameters $n, m$, and $m n$, each separately (from top to bottom), on the Simba (left) and Eyeriss (right) architectures, which fit the asymptotic trends (45) in the energy complexity model (dashed lines).
tical tests using quadratic regression with the function model $a x^{2}+b x+c$ for independent variable $x$ to be $n, m$, and $m n$, respectively. These statis-
tical tests have approved the linearity in $n, m$, and $m n$, with the $p$-values $0.2447,0.6468$, and 0.0575 , respectively, for Simba, and $0.1494,0.4801$, and 0.0531 , respectively, for Eyeriss, accepting the null hypothesis of $a=0$ (at the significance level 0.05) in all these cases.

The presented experiments have thus validated the energy complexity model whose upper and lower bounds on theoretical energy for fully-connected layers fit asymptotically very well the power consumption estimated by the Timeloop/Accelergy program for the Simba and Eyeriss hardware platforms.

## 7. Conclusion

In this paper, we have theoretically analyzed the energy complexity model for CNNs introduced in our previous work (Síma et al., 2023) which was shown to be asymptotically consistent with the power consumption estimates of their various hardware implementations. We have restricted ourselves to fully-connected layers, which constitute the most common blocks of DNNs, and plan to extend this analysis to the case of convolutional layers.

We have shown a general lower bound on energy complexity of fullyconnected layers. We have presented two dataflows for fixed and bounded numbers of inputs residing in Buffer, respectively, and calculated their energy costs to obtain upper bounds on energy complexity. We have proven the matching lower bound on the energy for the first dataflow, which in turn, provides the optimal energy complexity for fully-connected layers in the case where Buffer is partitioned into two separate parts for inputs and outputs.

Since the presented general lower and upper bounds differ only in a linear additive term, we have thus achieved the asymptotically optimal quadratic energy complexity of evaluating a fully-connected layer in terms of the number of its inputs and outputs. This asymptotic quadratic energy complexity has been experimentally confirmed by the real power consumption estimates for the Simba and Eyeriss hardware architectures, using the Timeloop/Accelergy software tool.

We conjecture that the general lower bound on energy complexity of fullyconnected layers can be improved to match the presented upper bound, which constitutes a path for future work. The main challenge is to generalize this analysis to the case of convolutional layers in order to achieve their optimal energy complexity.

## Acknowledgements

This work was supported by the Czech Science Foundation grant GA2202067S and the institutional support RVO: 67985807. We thank Petr Savický for inspiring discussions in the early stages of this research and Jan Kalina for expert consultation regarding statistical tests.

## References

Alwani, M., Chen, H., Ferdman, M., Milder, P.A., 2016. Fused-layer CNN accelerators, in: Proceedings of the 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2016), pp. 22:1-22:12. doi:10. 1109/MICRO. 2016.7783725.

Ansari, M.S., Mrazek, V., Cockburn, B.F., Sekanina, L., Vasicek, Z., Han, J., 2020. Improving the accuracy and hardware efficiency of neural networks using approximate multipliers. IEEE Trans. Very Large Scale Integr. VLSI Syst. 28, 317-328. doi:10.1109/TVLSI.2019.2940943.

Armeniakos, G., Zervakis, G., Soudris, D., Henkel, J., 2023. Hardware approximate techniques for deep neural network accelerators: A survey. ACM Comput. Surv. 55, 83:1-83:36. doi:10.1145/3527156.

Brown, T.B., Mann, B., Ryder, N., Subbiah, M., Kaplan, J., Dhariwal, P., Neelakantan, A., Shyam, P., Sastry, G., Askell, A., Agarwal, S., HerbertVoss, A., Krueger, G., Henighan, T., Child, R., Ramesh, A., Ziegler, D.M., Wu, J., Winter, C., Hesse, C., Chen, M., Sigler, E., Litwin, M., Gray, S., Chess, B., Clark, J., Berner, C., McCandlish, S., Radford, A., Sutskever, I., Amodei, D., 2020. Language models are few-shot learners, in: Larochelle, H., Ranzato, M., Hadsell, R., Balcan, M., Lin, H. (Eds.), Advances in Neural Information Processing Systems: Proceedings of the 34th Anual Conference on Neural Information Processing Systems (NeurIPS 2020), pp. 1877-1901. URL: https://proceedings.neurips.cc/paper_files/ paper/2020/file/1457c0d6bfcb4967418bfb8ac142f64a-Paper.pdf.

Chen, Y., Emer, J.S., Sze, V., 2016. Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks, in: Proceedings of the 43rd Annual ACM/IEEE International Symposium on Computer Architecture (ISCA 2016), pp. 367-379. doi:10.1109/ISCA.2016.40.

Chowdhery, A., Narang, S., Devlin, J., Bosma, M., Mishra, G., Roberts, A., Barham, P., Chung, H.W., Sutton, C., Gehrmann, S., Schuh, P., Shi, K., Tsvyashchenko, S., Maynez, J., Rao, A., Barnes, P., Tay, Y., Shazeer, N., Prabhakaran, V., Reif, E., Du, N., Hutchinson, B., Pope, R., Bradbury, J., Austin, J., Isard, M., Gur-Ari, G., Yin, P., Duke, T., Levskaya, A., Ghemawat, S., Dev, S., Michalewski, H., Garcia, X., Misra, V., Robinson, K., Fedus, L., Zhou, D., Ippolito, D., Luan, D., Lim, H., Zoph, B., Spiridonov, A., Sepassi, R., Dohan, D., Agrawal, S., Omernick, M., Dai, A.M., Pillai, T.S., Pellat, M., Lewkowycz, A., Moreira, E., Child, R., Polozov, O., Lee, K., Zhou, Z., Wang, X., Saeta, B., Diaz, M., Firat, O., Catasta, M., Wei, J., Meier-Hellstern, K., Eck, D., Dean, J., Petrov, S., Fiedel, N., 2023. PaLM: Scaling language modeling with pathways. J. Mach. Learn. Res. 24, 1-113. URL: http://jmlr.org/papers/v24/22-1144.html.

Dosovitskiy, A., Beyer, L., Kolesnikov, A., Weissenborn, D., Zhai, X., Unterthiner, T., Dehghani, M., Minderer, M., Heigold, G., Gelly, S., Uszkoreit, J., Houlsby, N., 2021. An image is worth $16 \times 16$ words: Transformers for image recognition at scale, in: Proceedings of the 9th International Conference on Learning Representations (ICLR 2021). URL: https://openreview.net/forum?id=YicbFdNTTy.

Gonthier, M., Marchal, L., Thibault, S., 2023. Taming data locality for task scheduling under memory constraint in runtime systems. Future Gener. Comput. Syst. 143, 305-321. doi:10.1016/J.FUTURE.2023.01.024.

Gupta, S., Agrawal, A., Gopalakrishnan, K., Narayanan, P., 2015. Deep learning with limited numerical precision, in: Bach, F., Blei, D. (Eds.), Proceedings of the 32nd International Conference on Machine Learning (ICML 2015), JMLR Workshop and Conference Proceedings, pp. 17371746. URL: http://proceedings.mlr.press/v37/gupta15.html.

Huang, X., Khetan, A., Cvitkovic, M., Karnin, Z.S., 2020. TabTransformer: Tabular data modeling using contextual embeddings. CoRR, arXiv:2012.06678 [cs.LG] doi:10.48550/arXiv.2012.06678.

Mittal, S., 2016. A survey of techniques for approximate computing. ACM Comput. Surv. 48, 62:1-62:33. doi:10.1145/2893356.

Mittal, S., 2020. A survey of FPGA-based accelerators for convolutional
neural networks. Neural Comput. Appl. 32, 1109-1139. doi:10.1007/ s00521-018-3761-1.

Parashar, A., Raina, P., Shao, Y.S., Chen, Y., Ying, V.A., Mukkara, A., Venkatesan, R., Khailany, B., Keckler, S.W., Emer, J.S., 2019. Timeloop: A systematic approach to DNN accelerator evaluation, in: Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2019), pp. 304-315. doi:10.1109/ISPASS.2019. 00042.

Shao, Y.S., Clemons, J., Venkatesan, R., Zimmer, B., Fojtik, M., Jiang, N., Keller, B., Klinefelter, A., Pinckney, N.R., Raina, P., Tell, S.G., Zhang, Y., Dally, W.J., Emer, J.S., Gray, C.T., Khailany, B., Keckler, S.W., 2019. Simba: Scaling deep-learning inference with multi-chip-modulebased architecture, in: Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2019), pp. 14-27. doi:10.1145/3352460. 3358302.

Síma, J., Cabessa, J., 2023. Energy complexity of fully-connected layers, in: Rojas, I., Joya, G., Catala, A. (Eds.), Proceedings of the 17th International Work-Conference on Artificial Neural Networks (IWANN 2023), Part I, LNCS, Springer. pp. 3-15. doi:10.1007/978-3-031-43085-5\_1.

Síma, J., Vidnerová, P., Mrázek, V., 2023. Energy complexity model for convolutional neural networks, in: Iliadis, L., Papaleonidas, A., Angelov, P., Jayne, C. (Eds.), Proceedings of the 32nd International Conference on Artificial Neural Networks (ICANN 2023), Part X, LNCS, Springer. pp. 186-198. doi:10.1007/978-3-031-44204-9\_16.

Sze, V., Chen, Y., Yang, T., Emer, J.S., 2017. Efficient processing of deep neural networks: A tutorial and survey. Proc. IEEE 105, 2295-2329. doi:10.1109/JPROC. 2017. 2761740.

Sze, V., Chen, Y., Yang, T., Emer, J.S., 2020. Efficient Processing of Deep Neural Networks. Synthesis Lectures on Computer Architecture, Morgan \& Claypool Publishers. doi:10.2200/S01004ED1V01Y202004CAC050.

Touvron, H., Lavril, T., Izacard, G., Martinet, X., Lachaux, M., Lacroix, T., Rozière, B., Goyal, N., Hambro, E., Azhar, F., Rodriguez, A., Joulin, A., Grave, E., Lample, G., 2023. LLaMA: Open and efficient foundation
language models. CoRR, arXiv:2302.13971 [cs.CL] doi:10.48550/arXiv. 2302.13971.

Vaswani, A., Shazeer, N., Parmar, N., Uszkoreit, J., Jones, L., Gomez, A.N., Kaiser, L., Polosukhin, I., 2017. Attention is all you need, in: Guyon, I., von Luxburg, U., Bengio, S., Wallach, H.M., Fergus, R., Vishwanathan, S.V.N., Garnett, R. (Eds.), Advances in Neural Information Processing Systems: Proceedings of the 31st Annual Conference on Neural Information Processing Systems (NeurIPS 2017), pp. 59986008. URL: https://proceedings.neurips.cc/paper_files/paper/ 2017/file/3f5ee243547dee91fbd053c1c4a845aa-Paper.pdf.

Wu, Y.N., Emer, J.S., Sze, V., 2019. Accelergy: An architecture-level energy estimation methodology for accelerator designs, in: Pan, D.Z. (Ed.), Proceedings of the IEEE/ACM International Conference On Computer Aided Design (ICCAD 2019). doi:10.1109/ICCAD45719.2019.8942149.

Yang, T., Chen, Y., Emer, J.S., Sze, V., 2017. A method to estimate the energy consumption of deep neural networks, in: Matthews, M.B. (Ed.), Proceedings of the IEEE 51st Asilomar Conference on Signals, Systems, and Computers (ACSSC 2017), pp. 1916-1920. doi:10.1109/ACSSC. 2017. 8335698.


[^0]:    *Corresponding author
    Email addresses: sima@cs.cas.cz (Jiří Šíma), jeremie.cabessa@uvsq.fr (Jérémie Cabessa), petra@cs.cas.cz (Petra Vidnerová)

[^1]:    ${ }^{1}$ https://github.com/PetraVidnerova/timeloop-accelergy-test

